Abstract-The detection of voices or the rumble of engines is a desirable function in many different devices from toys to smart homes to military applications. Typical approaches involving frequency-domain computation are quite computationaHly intensive and require a significant power and computational budget. In an effort to construct a very low-power detector capable of acting as a wake-up signal for other systems, we have designed a simple, low-power (1.5 /1W) analog VLSI circuit that detects periodicity in the time-domain envelope of the acoustic signal. The circuit was fabricated in a commercially 1.5 ,m available CMOS process.
INTRODUCTION V oices and engines typically have a strong harmonic
acoustic signature that drives most spectrally-based voice and engine detection algorithms, however, in our system we utilize the observation that the periodicity of the timedomain envelope occurs at the fundamental frequency. By carefully applying a peak-detector and measuring the period of the envelope peaks, a sufficient number of consecutively matching periods are interpreted as the presence of a periodic signal of interest. By limiting the range of frequencies that are acceptable for the periodicity, detection specific to human voices or other periodic signals is possible. This algorithm rejects impulse events, wind noise, and is intensityindependent. Clearly, as this type of algorithm will trigger on pure tones, impulses, or non-voice or non-vehicle harmonic sounds in the right range, this is not a foolproof system and is better suited for use as a wake-up signal for more sophisticated algorithms or when false positives are acceptable.
II. SYSTEM BLOCK DIAGRAM The sampled interval is subsequently transferred to memory in the period between spikes. An 'Interval Limiter' circuit checks whether the interval being processed falls in its acceptance range and therefore constitutes a "valid interval". Consecutive valid intervals that match generate a "hit" pulse that is used to advance a shift-register-based counter. When non-matching intervals are encountered, the counter is reset. In the experimental data we show, three or five consecutive hits are interpreted to be a detection event. The 'Timing Signals' circuit is responsible for generating the signals necessary to sequence the sampling, voltage conversion and decision making processes following each peak in the signal.
III. CIRCUITS
In an effort to reduce power and to match the longer time intervals of interest in the audio frequency range using smaller capacitors, we bias most of the circuits in the subthreshold region [1] of operation where the saturation drain current equation is exponential and the drain-source saturation voltage is about lOOmV.
A. Peak Detector The first stage of the circuit is the peak detector shown in The output pulse o2 is high as long as the peak detector's output tracks the input. The rising edge of o2 marks the onset of the peak of the envelope. The wide-range transconductance amplifier used in the circuit is shown in Fig. 3 .
With the rising edge of o2, Va swings from ground to Vdd, the capacitive current sends a current down the current mirror pulling V. low thus generating our voltage spike. Similar to the "refractory period" of a biological neuron, this circuit has the property that after a spike has been generated, no other spike can be generated for a certain period of time. This refractory period can be controlled by the bias voltage Vfctory Fig. 5 is an oscilloscope trace that shows the response of the peak detector and the spike generator to an input signal. D. Timing Signals To ensure the proper sequencing of the sampling and reset events, two timing waveforms, reset and sample, are generated with a guard interval. The guard interval is necessary to ensure that sampling has been completed before the reset of C3 takes place. It also serves to provide the comparator stage with enough time to "reach its decision". Fig. 8 shows the two timing signals as captured from an oscilloscope trace. The approach to generating the timing signals is to trigger three independent ramps on the negative edge of spike. As each ramp crosses the threshold of an inverter, a pulse is generated and is used in generating the timing pulses with the required guard interval. Fig. 9 shows the circuit for generating the sample pulse. Because of the large charging current, C6 charges almost instantaneously with the negative edge of spike. Vto controls the slope of the ramp voltage VO thereby controlling the onset of the "Turn off' pulse which terminates the sampling pulse. Fig. 10 shows the circuit for generating the reset pulse. Vr controls the slope of the ramp voltage Vc8 thereby controlling the onset of the reset pulse. By controlling the voltage rbias, the discharge of C9 can be slowed down extending the width of the reset pulse as shown in Fig. 8 . It is desirable to have a circuit that defines a range of "valid intervals"; in the case of a noisy input, it is possible to get very small inter-spike intervals that match producing a false alarms. A second concern it that long intervals may match because of the saturation of the interval-to-voltage transformation. This validation circuit is shown in Fig. 11 Consecutive valid intervals that match generate a "hit" pulse that is used to advance a shift-register-based counter. The chip can count up to five consecutive hits. Table 2 shows the maximum number of hits (false alarms) in response to a white Gaussian noise signal as a function of noise power (P). 
